Abstract-Solder void thermal effects on power module performance and reliability were investigated a long time ago. The final goal is to determine void acceptability criteria or to remove them. Our approach is not to offer a more efficient method for neglecting void formation, but to suggest a method for optimizing void thresholding from multiphysical viewpoint. The major achievement is in the complete combination of modeling, experiments, and optimization for void effect evaluation purpose. Especially, for the first time, a real new highly coupled and detailed 3-D FEM electrothermal model of lowvoltage silicon MOSFET and the bonding wires in steady state has been introduced. For the single-void case, the simulation results highlight local void effects on thermal performance of MOSFET in the void area. However, no significant consequence on electrical performance is observed. Besides, the model shows a high dependence between void effects and back-side metallization parameters. Electrical and thermal measurements performed on various single-void configurations of experimental MOSFET prototypes offer a good agreement with the numerical results. The study is then expanded to the multivoid case. The criticality of multivoids corresponds to that of the most critical single void if the voids are not coalesced. These results offer an idea for a more optimized void inspection method in production line.
I. INTRODUCTION

I
N CURRENT applications, power module is required to operate under harsh conditions (high temperature, vibration, electrical stress, etc.). Moreover, it is designed to meet performance, reliability, and design-to-cost requirement. Especially in automotive applications, low-voltage MOSFETs are widely used due to the battery voltage level. In power module design, these devices are connected to a substrate by a solder layer. This die attach, undergoing high current densities and thermal fluxes, is one of the most crucial elements in power packaging [1] . During the assembly process, void can be formed due to trapped gas during the reaction of materials in the course of the die attachment, clean-up agent residues (fluxes), poor wettability at the joining interfaces [2] , or the imperfections of the reflow process [3] . For brevity, we consider only solder voids in the die attach layer, whose impacts on electrothermal behavior are more important than those located in the layer between the baseplate and the leadframe as in conventional design. Void, existing under a form of bubble gas, reduces locally electrical and thermal performances. A well-known consequence of their disturbance is the formation of hot spots, causing degradation of device performance and other consequences (early aging or destruction) [4] . Void concerns are intensified by the restriction of hazardous substance directive, which prohibits the use of lead (Pb) in some electronic and electric tools. Lead-free solders' wettability is generally poorer than that of classical Pb solders [5] . It can be noted that there exist several methods allowing us to reduce void rate such as vacuum soldering and sintering. Nevertheless, their slower process (about dozens of minutes) and high cost [6] are the most remarkable drawbacks in comparison to conventional soldering. In this paper, the power modules are issued from mass production line. The die attach is achieved from laser soldering due to cost-effective requirement in automotive applications. As a consequence, void rate has to be maintained under an acceptable level. In microelectronics field, the standards MIL-STD-883G and IPC-7095 [7] , [8] are recommended for void inspection. Nevertheless, no standard in power electronics field suggests void acceptability levels. For a given technology in power application, an empiric level of 5% is generally used [9] , [10] . In reality, the void criteria levels are much more complicated to determine because they vary with void characteristics such as geometry, position, and distribution [11] - [16] . It becomes crucial to optimize void thresholding in taking into account the electrothermal couplings.
The previous studies introduced thermal modeling in which the power dissipated in the chip is defined by a homogenous surface or a volume heat source [11] - [16] . In reality, the device behavior in its surrounding environment is a complex thermal, electrical, and mechanical coupling phenomenon and requires multiphysics modeling. Such an electrothermal model was introduced in [17] and [18] . To the best of our knowledge, no distributed electrothermal model has been developed for void effects' evaluation purpose, except for a simplified analytical model [19] , [20] . It is also noted that the electrical connections were mostly simplified. From electrothermal viewpoint, power bonding wires need to be taken into account, especially in low-voltage applications. Indeed, their power loss cannot be neglected in comparison to that of the component. In addition, bond-wire configuration plays a role in the current distribution in power device that is sensitive to the temperature. This paper describes a finite element model allowing us to take into account the electrothermal couplings at the active part layer of the low-voltage silicon MOSFET and the bonding wires in steady state. The major issue when attempting to obtain the finite element modeling of the power module is the scale difference between the thickness of layers of the chip (micrometer) and its dimensions (centimeter). In our model, thin layers will be fine-meshed, but for reasonable calculation time (approximately 20 min per simulation). Electrical and thermal disturbances due to void effects are observed at different layers of the system. The model validation is ensured by electrical and thermal measurements carried on experimental MOSFET prototypes in which intended single and double voids are generated at various positions and sizes in the die attach. The results will be used for discussing the multiple-void case.
II. REALIZATION OF EXPERIMENTAL PROTOTYPES WITH CONTROLLED SOLDER VOIDS
For validation purposes, we realized MOSFET prototypes so that position and size of solder voids are controlled. The operation process is illustrated in Fig. 1 . We drill approximately 100-μm-thick holes on a copper baseplate surface, corresponding to the intended voids [ Fig. 1(a) ], and then drop a low quantity of gel beside [ Fig. 1(b) ]. The solder area is delimited by laser where a SAC solder preform (SnAg 3.35 Cu 0.7 Sb 0.3 ) is placed before the MOSFET (24 V-500 A).
This method improves the homogeneity of solder thickness. Once the stacking is done [ Fig. 1(c) ], the soldering is activated in a vacuum furnace [ Fig. 1(d) ]. Vacuum conditions ensure that only a negligible amount of parasitic voids will be formed. Void is then evaluated by 2-D X-ray tomography [ Fig. 1(e) ] before the final step of the assembly process begins. This method offers a good efficiency for both single and multiple voids' creation, with a success rate higher than 90%. However, the created voids locate not only in die attach layer but also in the copper baseplate because of the holes [ Fig. 1 (f)-crosshatching area]. This problem can provoke supplementary impacts besides those of solder voids and needs to be checked. A simulation in which we compared solder void with and without hole in copper substrate has confirmed that no significant effect arises from our method. This observation is consistent with the results in [2] .
To finish the assembly, the baseplate "IN" is pressed on an anodized aluminum leadframe through a graphite thermal interface TIM1 [Figs. 2 and 3(a)]. Eight bonding wires electrically connect the MOSFET source to the baseplate "OUT." This one is also attached to the leadframe using a hightemperature thermal paste. Once assembled, the prototype is fixed in the test bench. The leadframe is attached to an aluminum plate using a fiberglass thermal interface TIM2 [ Fig. 3(b) ]. Then, the leadframe is itself placed on a cooling device by inserting another graphite thermal interface TIM3. Finally, for electrical control and measurement purpose, six 125-μm-diameter bonding wires associate the source, gate, and drain of the MOSFET to a connector fixed to the leadframe by an isolated thermal paste. They ensure the gate-source control voltage and allow accessing the drop voltage of MOSFET (V DS1 , V DS2 ) and power bonding wires (V S2S3 ) from which we extract electrical properties for electrothermal couplings.
III. ELECTROTHERMAL MODELING
A. Description of the Finite Element Model
The finite element analysis tool used to model the prototype is COMSOL Multiphysics. It is representative to the experimental one. The different layers of the model respect the drawing shown in Fig. 3 .
The low-voltage MOSFET is modeled as a rectangular parallelepiped of 8 mm × 8 mm × 249 μm. The area of the MOSFET is divided into two main parts for a more realistic representation of the physical phenomena in different subdomains (Fig. 4) . 1) An active area (in red) in which heat is dissipated occupies 89% of the total surface of the die. 2) An inactive area (in orange) in which no current flows, gathering the MOSFET gate, four reference sights, and guard rings, fills 11% of the total surface of the die. The active domain of the MOSFET is discretized into four layers, based on the distribution of the ON-state resistance R DS (ON) (Fig. 5 ).
1) Two Al metalized layers correspond to the MOSFET source and drain, and they are 10 and 1 μm thick, respectively. 2) An active layer, gathering the channel, accumulation, JFET, and n− epitaxy regions. This 10-μm-thick volume is surrounded by guard rings. 3) A 228-μm-thick layer, corresponding to the highly doped n+ substrate (10 19 cm −3 ). To evaluate void effects, two models are similarly built, except the presence or absence of the void. In the void model, each intended void is modeled as a cylindrical cavity over the entire height (E v ) of the solder layer. An example of a void with a diameter Fig. 6 .
The dimensions of our model elements are summarized in Table I . The discretization of the MOSFET allows considering a high chip-to-packaging scale factor, from micrometer scale of the MOSFET to decimeter scale of the cooling device.
The material properties are issued from the literature or characterized by electrothermal measurements. The thermal properties of the model elements are constant, while the electrical ones are determined from the following expression:
where T is the temperature, T 0 is the reference temperature, ρ and ρ 0 are the electrical resistivities at T and T 0 , respectively, and α T is the temperature-dependence coefficient. The temperatures are expressed in kelvin. The material properties of the model elements are summarized in Table II . The z-axis thermal conductivity of the thermal interfaces TIM1 and TIM2 may vary from one module to another depending on the surface geometries and contact conditions. They are, respectively, determined by the coefficients k 1 and k 2 . The electrical resistivity of the n+ layer of the MOSFET is constant at its doping level and for temperature between 20°C and 200°C [22] . The electrical resistivities of the bonding wires as well as the active layer of the MOSFET are extracted from a static electrothermal characterization I (V , T j ) performed on a dedicated test bench [23] . Each measurement of the MOSFET and power bonding drop voltage is done under pulse conditions during 200 μs, for seven current levels between 5 and 200 A, at seven temperature levels between 40°C and 160°C, and for a gate-source voltage fixed at 15 V.
At a fixed temperature, each characterization offers a linear I (V ) curve from which we calculate the global ON-state resistance R DS (ON) of the MOSFET and the resistance R wires of the eight wires. This information allows determining the resistivity of active layer of the MOSFET ρ active and that of the bonding wires ρ wire from Ohm's law at this temperature
where R n+ is the resistance of the n+ substrate, S active is the active area, e active is the thickness of the active layer, and S wire and l wire are the area cross section and the length of the bonding wires, respectively. The temperature dependence of the MOSFET active layer resistivity and that of the bonding wires are expressed by linearized relationship similar to (1). The measured resistivity relationship of the aluminum wires is compared to that issued from [24] (Fig. 7) . These two laws of resistivity represent the electrothermal couplings that we take into account in our model. In the model, all solid volumes subjected to the current flow are considered as heat sources. The heat exchange by natural convection with ambient air (20°C) is represented by a heat transfer coefficient of 10 W/m 2 K applied to all outside surfaces. The convection at cooling face is taken into account by a heat transfer coefficient of 1000 W/m 2 K at a reference temperature of 80°C, applied to its lower surface. This convection represents the performances of the cooling system. For electric isolation boundaries, electrical discontinuities are applied at the following interfaces:
1) interface leadframe-TIM1; 2) interface leadframe-thermal glue; 3) interface active layer and inactive layer; 4) interface substrate n+ and inactive layer. To represent forward bias conditions, a current level of 200 A is applied to the lateral face of the baseplate IN and a ground is defined at the lateral face of the baseplate OUT [ Fig. 8(a) ].
Structured mesh is used for most of the domains except for the bonding wires where tetrahedral mesh is defined. In the void model, the presence of void requires a hexahedral mesh, generated from quadrangle mesh at the solder top surface. For convergence problem, the fineness of this mesh is controlled by the number of elements (M void ) at the void periphery [ Fig. 8(b) ]. The model contains approximately 80 000 mesh elements. Direct solver is chosen for calculation time and convergence reason. The model solves the electrothermal problem in about 20 min in a PC workstation.
B. Simulation Results
The following section introduces the results obtained by both free-void and single-void models. Concerning the freevoid one, the global temperature map is shown in Fig. 9 , where inhomogeneous temperature distribution at MOSFET source and bonding wires' level can be seen.
The temperature map obtained from the numerical results at the top surface of the source metallization is illustrated in Fig. 10 . In this figure, we can see the impact on the temperature distribution over the chip area of the Joule effect in the wire bonds [ Fig. 10(b) ] relatively to the configuration in which it is not taken into account [ Fig. 10(c) ]. The area near the chip center [ Fig. 10(b) and (c)] is hotter because of the global electrothermal coupling. The cartography is slightly asymmetric because of the geometry of the MOSFET source. It is remarkable that the area underneath the bonding pads B (starting point of the big loop) is particularly hotter than that underneath the pads A (beginning of the small loop) [ Fig. 10(b) ]. This observation can be explained by two phenomena. First, it is a result of the current distribution in the source metallization, which is higher under pads B than under pads A [ Fig. 10(a) ]. Indeed, path B is shorter and thus less resistive than path A. The resistivity of the area under pads B is more important due to higher temperature but insufficient to modify the trend of the current distribution in top source metallization level. A second reason stems from the thermal diffusion from the hottest point C of the bonding wire toward pad B. This is argued by an additional similar simulation in which self-heating of the bonding wires is not taken into account [ Fig. 10(c)] . Obviously, the global temperature decreases. Moreover, we find out that the hottest area on the source metallization is no longer underneath the bonding pads, but shifted to the chip center. These results show that for power devices operating on steady-state conditions, the bond wires may provide overheat to the power chip rather than cooling it. Furthermore, these phenomena can affect the impact of void due to the relative position between void and the hottest areas.
Besides, we can see an inhomogeneous temperature distribution in the bonding wires (Fig. 11) as a result of a nonuniform current distribution (Table III) . The first wire near the gate pad carries the largest part of the current and becomes the hottest wire. This observation can be mostly explained by the For quantification purposes, void thermal effect [ Fig. 11(c) ] is assessed by taking the MOSFET source surface temperature along the profile V -V crossing the void center compared to the same profile in free-void model. We can see that a hot spot appears locally above the void area, while little temperature change is observed elsewhere. The highest difference due to this 2.5-mm-diameter void is approximately 7°C. The creation of this hot spot is explained by a thermal resistance rise issued from the poor thermal conductivity of the void. The same phenomenon is observed for the void effect on wire bonding temperature. However, from quantitative viewpoint, void impact on bonding wires is clearly less significant than that on the MOSFET temperature.
The effect of void on current distribution is analyzed at the different layers of the MOSFET. After reaching the area underneath the void, the current is forced to flow in the lateral direction in the solder close to the void. Then, the current tends to concentrate in the region above the void after achieving the drain layer (Fig. 12) .
The current density components (J x , J y , J z ) are observed in the cut plane H1 crossing the drain metallization layer, parallel to the die surface. This current redistribution is verified by the high current density area on the outskirts of the circles representative to the void in the J x , J y mappings (Fig. 12) . In contrast, z-axis current density J z is negligible. This phenomenon depends on the ratio between the resistance of the portion of the drain metallization above the void and that of the lateral n+ substrate domains, and thus void's thickness and resistivity. After passing through the drain metallization, the current reaches the n+ substrate and tends to redistribute homogeneously in this layer as shown in Fig. 13 . A similar current density map is visible in the cut plane H2 crossing the substrate n+ layer close to the drain metallization. The current densities J x and J y become negligible compared to J z . In addition, J z is relatively uniform in the cut plane H2. The current tends to return to its vertical distribution as if it had not been affected by the void [ Fig. 13(c) and (d) ]. It decreases and rises slightly inside and outside the region above the void. The impact of void on electrical behavior of the MOSFET seems to be negligible. Similar phenomena are reproduced for various configurations of single void (corner void, center void, small void, big void, etc.).
IV. EXPERIMENTAL VALIDATION
The validation of the model is done on the same test bench [23] , but pulsed conditions are replaced by steady ON-state conditions. The current flows in the device under test until thermal equilibrium is reached. The baseplate temperature is maintained at 80°C by a temperature control system. The surface temperature of the prototype is measured by an infrared camera CEPIP-FLIR and a K-type open thermocouple placed at a corner of the leadframe. For infrared measurement, we deposit a 10-μm-thick paint on the entire top surface of the prototype, which offers an emissivity of 0.93 in the functional wavelength interval of the infrared camera [25] . Here we introduce only the validation of single-void simulation consisting in electrical and thermal comparisons. The validation process of void-free model is similar. Furthermore, in order to evaluate the single-void model robustness, three configurations of single void have been studied: center void, void located at colder bonding pads' (A) side, and void under hotter bonding pads' (B) side. We will introduce the most critical conditions corresponding to the last one. This configuration is characterized by the following parameter values (
2 mm, 2.5 mm, 197 μm, 3.5, 47) (see Fig. 14) .
Electrical validation of the finite element model consists in comparing the drop voltages V DS1 and V DS2 of the MOSFET and that of the bonding wires V S2S3 (see Fig. 2 ) given by simulation and by measurement (Table IV) . The small differences, less than 7% between the numerical and experimental results, demonstrate a good representativeness of the model that is defined by efficient electrothermal characterizations.
Thermal validation consists in comparing the experimental temperature map to the calculated one. First, we evaluate the correlation of the global temperature of prototype issued from both numerical and experimental approaches (see Fig. 14) . From a qualitative viewpoint, the temperature mappings seem to demonstrate a good agreement at the MOSFET, baseplates, wires, and leadframe level. We can observe a hot spot in the area related to the single-void position.
In quantitative terms, the performance of the single-void model is judged by comparing the temperature of both the MOSFET source and the bonding wires, especially in the void region. Fig. 15 presents the temperature variation of the MOSFET source along the profile V -V crossing the void center. We noted that experimental mapping is neither accessible in the areas under the bonding pads nor at the border of the wires due to optical difficulties. The simulation curve passes near the experimental points, especially in the void area where a hot spot is formed.
Moreover, a thermal comparison is also carried out at bonding wires' level, along the profiles F1 and F6 (Fig. 16) . The simulation results and the corresponding experimental ones are similar. The differences are relatively low, about 5%. We remark a soft offset of the position of the maximal temperature probably due to an error in the measurement of bonding wires' geometry. In addition, we find out that the temperature of the sixth wire located above the void area at small loop level is sharply higher than the temperature of the first one. This observation is the result of the local modification of the current distribution due to the electrothermal behavior discussed in the numerical investigation presented in Section III. However, an identical simulation given by the void-free model shows that the maximal temperature of the whole sixth wire at the big loop is not affected by the void because of the low impact of void on the current distribution.
Thermal agreement between the numerical and experimental results is equally confirmed at the leadframe and the aluminum plate where the temperature is performed by an open thermocouple and a PT100 probe, respectively.
V. DISCUSSION
A. Interest of Single-Void Effects' Investigation
According to the simulation results, one void in the chip solder affects the local thermal response of the MOSFET without significant effect on its electrical behavior. In fact, these results seem mainly to be dependent on the MOSFET drain metallization properties. The design of this element can be optimized to improve the thermal performance of the power module and limit the hot spot effects. If the drain metallization is thicker and more resistive, its resistance can force the current to flow mainly outside the void area. The power density in this area will be diminished due to the reduction of current density. As a result, the hot spot is less severe, and the maximal temperature of the MOSFET will be decreased. An experimental validation is necessary to confirm this observation. 
B. Multivoids Effects' Investigation Highlight
In the multiple-void case, it is traditionally considered that their effects rise with the void rate. Previous works highlighted that in the case of great number of homogenous distributed voids, their effects, due to the overall thermal impedance rise, are less critical [2] , [12] , [13] and allow consequently a more flexible thresholding. In other cases, our results demonstrate that multivoids' effects are quite overestimated. We have pointed out that the criticality of a set of voids can be clearly reduced to only the one having the greatest impact. Thus, for quality screening purpose in a manufacturing process, criteria based on rate of voids are not sufficiently relevant, and multiple voids' effects can be reduced to characteristics of the most critical void only.
In order to illustrate this, we introduce only double-void model in this paper. We investigate the effect of two voids: void A located under the colder pads and void B positioned under the hotter pads (Fig. 17) . The electrical validation process of double-void model is similar to that of singlevoid one. For thermal aspect, Fig. 17 shows a good agreement between the double-void model and IR measurement in terms of thermal distribution. We can observe two hot spots.
From quantitative viewpoint, the impact of the double voids is displayed by the temperature distribution along the diagonal profile D-D crossing near the center of the voids at the top surface metallization from IR measurement and simulation (Fig. 18) . In order to understand the interactive effect between these voids, we draw the impact of the two voids separately using two simulations with single-void model. Thus, two curves representing the simulation results obtained by single void A and single void B and a third one representing free-void model in the same conditions are added to Fig. 18 . We can see that the hot spots issued from double-void simulation are equivalent to hot spots given by two single voids A and B. On the other hand, the remaining area is almost unchanged and close to the case of without void. These observations show that the interaction of two distant single voids is not significant and a superposition method can be used as long as voids are sufficiently separated and no thermal coupling occurs between them.
In order to highlight the voids' coupling effects, is "mobile." We note that the magnitude of the hot spot of void C rises rapidly, while void C comes closer to void D. It can be explained first by the change of void C position, which is nearer to the hotter bonding pads (pads B) and then the interaction of the two voids. On the contrary, the magnitude change of the hot spot of void D is less significant. This more critical void seems to be more inert versus the less severe one. The interaction of void C on void D tends to maximize when their distance is close to zero, corresponding to the coalescence of two voids to form a single but larger one.
The absence of interaction between two distant hot spots offers a cost-effective method for void inspection. Indeed, the severity of a given rate of noncoalesced voids can be deduced from that of the most critical void that we must identify. This observation allows suggesting a more flexible threshold. Void rate is probably no longer a good criterion, but the identification of the most critical single void becomes crucial in the investigated operating conditions.
VI. CONCLUSION
The electrothermal modeling of low-voltage Si MOSFET module in forward bias condition, validated by experimental campaign, is performant and robust to evaluate not only the phenomena from chip scale to packaging level, but also the disturbances due to solder void. The simulation results demonstrated the local thermal effect, but no significant electrical effect of single and multivoids on the electrical connections and device behavior. Their impact seems to depend strongly on the drain metallization properties. The design of this last one can be optimized to reduce void effects.
The extended study on multivoids showed that their criticality corresponds to that of the most critical single void if the voids are not coalesced. This fact allows a more flexible threshold for void inspection on production line, which avoids mistaken reject. Besides, the identification of the most critical single void becomes crucial in order to fulfill the inspection criteria of solder void.
